david.lanzendoerfer at o2s.ch
Fri Nov 2 15:09:12 CET 2018
So Ferec has implemented the LDMOS power fet test structures and Hagen is
right now layouting the well test structures.
As soon as he's done I'd suggest to do a last walk through, through the GDS2
files and then ordering the mask set.
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 195 bytes
Desc: This is a digitally signed message part.
More information about the Libre-silicon-devel